

## Design of Low Power Successive Approximation Analog to Digital Converter

Mr. Jitendra A. Waghmare<sup>1</sup>, Prof. P.M. Ghutke<sup>2</sup>

<sup>1</sup>PG Student, Electronics Engineering Department, G. H. Rasoni College Of Engineering, Nagpur

<sup>2</sup>Assistant Professor, Electronics Engineering Department, G. H. Rasoni College of Engineering, Nagpur

### Abstract

In Biomedical applications such as pacemaker it becomes mandatory to design the circuits with low power and low voltage to enhance the system by means of long sustainability and less power consumption with maintenance free operation, especially in the circuits like Analog to Digital Converters (ADCs). So here is the selection of right architecture is very crucial. Day by day more and more applications are built on the basis of power consumption so SAR ADC will be useful for medium speed with medium resolution and low power consumption. This SAR ADC is designed in Tanner Tool V13.0. This is implemented in 180 nm technology.

**Keywords:** Successive Approximation Register (SAR), Low power, Resolution, Pacemaker.

### I. INTRODUCTION

Analog to Digital Converters are important building blocks in lots of applications. In past few years, more and more applications are built with very stringent requirements on power consumption. For electronic systems, such as wireless systems or implantable devices, the power consumption is becoming one of the most critical factors. The stringent requirements on the energy consumption increase the need for the development of low voltage and low power circuit techniques and system building blocks. Analog-to-Digital Converters (ADCs) translate the analog quantities into digital language, used in information processing, computing, data transmission and control systems. ADCs are key components for the design of power limited systems, in order to keep the power consumption as low as possible. Implantable Medical electronics, such as Pacemakers and cardiac defibrillators are typical examples of devices where ultra-low-power consumption is paramount. The implanted units rely on a small non rechargeable battery to sustain a lifespan of upto 10 years. The life time of the artificial pacemakers should last up to 10 years which mandate low power consumption per operation. The analog to digital converter is the crucial part of an implantable pacemaker since it consumes a large amount of power as the interface between sensed analog signal and digital signal processor block.

Low power ADCs with moderate resolution and low sampling frequency is suited for biomedical application. These specifications make SAR ADC the suitable choice. It consumes low power due to its simple structure. Moreover, SAR ADC is scalable with the technology scaling since most parts of the architecture apart from the comparator are digital.

The rest of the paper is organized as follows; one biomedical device Pace Maker operation is explained in Section II. The SAR ADC architecture operation is explained in Section III....

### II. PACEMAKER OPERATION

Pacemakers directly control the pattern and speed of the heartbeat. When the heart stops beating or it beats too slowly, pacemaker provides weak electrical signals with approximately 70 beats per minute to correct the timing of the heart beat. This medical device contains a battery, a generator and pacing leads. The leads connect the pacemaker to the heart and stimulate the heart with the pulses generated in pacemaker. Battery and generator are inside a titanium container which is placed inside the body. Figure shows the block diagram of a pacemaker. The main blocks fall into four parts

- 1) At the input, there are sensing system, amplifier, filter, and analog to digital converter.
- 2) The digital output of the ADC is fed to the logic block.

This consists of a programmable logic, timing control system and therapy algorithms.

- 3) Current and voltage reference generator and battery power management.
- 4) At the output of the pacemaker, high voltage pulse generator and multiplier exist.[2]




Figure 1. Pacemaker functional blocks

### III. PROPOSED ARCHITECTURE OF SUCCESSIVE APPROXIMATION ADC

Successive approximation register (SAR) ADC is designed based on a binary search algorithm. It consists of a successive approximation register (SAR), a digital-to-analog converter and a comparator which is illustrated in Fig.2. First, input voltage ( $V_{in}$ ) is given to inverting terminal of comparator and the registers are reset to zero. secondly, the conversion starts through an approximation of MSB (set MSB as one) by SAR; DAC converts the digital information to a voltage  $V_{out}$  (half of the reference voltage  $V_{ref}$ ). Comparator compares  $V_d$  with  $V_{in}$ . If  $V_{in}$  is larger than  $V_d$  it outputs '1', otherwise, it outputs '0'; SAR loads the comparator result, registers the value of MSB and generates its next approximation; the conversion continues until the LSB is decided. Therefore, an N-bit SAR ADC needs N clock cycles per conversion. SAR ADC is known for its simple structure, thus consuming less power and saving more die size. However, with increase of its resolution, the linearity problem of DAC becomes more severe, which directly causes non linearity of ADC. Therefore, SAR ADC is not suitable for high resolution.[2]




Figure 2. Block diagram of a SAR ADC

#### A) DIGITAL TO ANALOG CONVERTER

The digital to analog converter (DAC) converts the digital word at the output of the SAR logic to an analog value. Then in the comparator, this value is compared to the input signal. The Digital to Analog Converter has a resolution of 10 bits. In this Degrading Capacitor technique is used which consist of 10 Capacitors which are arranged in a fashion of Binary weighted type. In this MSB capacitor having highest value of 512 uf and then next capacitor having value just half of the above and so on till LSB Capacitor. 10 Bit digital input which is nothing but the output of SAR logic are giving to respective capacitors through inverter.

#### B) COMPARATOR

The comparator is an essential part in the SAR ADC to perform the binary search algorithm. Comparator in the SAR ADC takes more power consumption than the other blocks. A comparator generates a logic output high or low based on the comparison of the analog input with a reference voltage. In an ideal comparator, with infinite gain, for input voltages higher than the reference voltage, the comparator outputs logical one and for the input voltages lower than the reference voltage it produces zero at the output.

#### C) SAR LOGIC


Successive Approximation Register (SAR) control logic determines each bit successively. The SAR register contains N bit for an N-bit ADC. There are 3 possibilities for each bit, it can be set to '1', reset to '0' or keeps its value. In the first step, MSB is set to '1' and other bits are reset to '0', the digital word is converted to the analog value through DAC. The analog signal at the output of the DAC is inserted to the input of the comparator and is compared to the input. Based on the comparator result, the SAR controller defines the MSB value. If the input is higher than the output of the DAC, the MSB remains at '1', otherwise it is reset to '0'. The rest of bits are determined in the same manner. In the last cycle, the converted digital word is stored. Therefore, an N-bit SAR ADC takes N+1 clock cycles to perform a conversion. Successive approximation register ADC implements the binary search algorithm using SAR control logic.

### IV. EXPERIMENTAL RESULTS & DISCUSSION


SAR ADC is known for its simple structure, thus consuming less power consumption as compared to other ADC's. Therefore, SAR ADC is not suitable for high resolution. The sub blocks of SAR ADC design and results will be shown below.

**A) Digital To Analog Converter**

As there are different techniques for converting a digital signal into an analog signal representation. The approaches differ in speed, power efficiency, achievable accuracy, etc. It is therefore necessary to understand which converter algorithms or architectures to choose for the specific application. In this Degrading Capacitor technique is used which consist of 10 Capacitors which are arranged in a fashion of Binary weighted type. In this MSB capacitor having highest value of 512 uf and then next capacitor having value just half of the above and so on till LSB Capacitor. 10 Bit digital input which is nothing but the output of SAR logic are giving to respective capacitors through inverter.



**Figure 3. Design of 10-Bit Digital to Analog Converter**




**Figure 4. Output of DAC**


**B) Comparator**

A comparator generates a logic output high or low based on the comparison of the analog input with a reference voltage. The comparator in the SAR

ADC takes more power consumption than other blocks. In SAR ADC we must design comparator such that it consumes very less power. In the Figure5.  $V_{in}$  given to the -ve terminal and the  $V_{ip}$  given to the +ve terminal of comparator, when  $V_{ip} > V_{in}$  the output is high and low when  $V_{ip} < V_{in}$ .



**Figure 5. Design of Comparator**



**Figure 6. Output waveform of Comparator**

**C) SAR Logic**

This SA register contains 10 bit for an 10-bit ADC. In the first step, MSB is set to 1 and other bits are reset to 0, the digital word is converted to the analog value through DAC. The analog signal at the output of the DAC is inserted to the input of the comparator and is compared with the input. Based on the comparator result, this SAR controller defines the MSB value. If the input is higher than the output of the DAC, the MSB remains at 1, otherwise it is reset to 0. The rest of bits are determined in the same manner. In the last cycle, the converted digital word is stored. Therefore, an 10-bit SAR ADC takes 11 clock cycles to perform a conversion. The SAR logic consist of counter which made using D-flip flop.




Figure 7. Design of SAR Logic




Figure 8. Output waveform of SAR Logic

D) **SAR ADC Design:**

Fig.9 shows the design of 10 bit SAR ADC which consist of 10-bit DAC, Comparator and then SAR logic. The design and simulation result of each block is shown above. Here comparator compares the input voltage  $V_{in}$  with the analog output of DAC then this output of comparator given to SAR logic and then output of SAR logic given to input of DAC. Here, power consumption of ADC is mainly depend on performance of comparator.




Figure 9. Design of SAR ADC




Figure 10. Output of SAR ADC

**V. CONCLUSION**

A successive approximation ADC is suitable for operation at ultra low supply voltage is realized in a 0.18um CMOS technology using standard threshold CMOS devices . This SAR ADC is well suited for biomedical applications such as Pacemaker, MRI, ECG and EEGs.

**REFERENCES**

- [1] ALGN Aditya, G.Rakesh Chowdary , J. Meenakshi, M.S.Vamsi Krishna "Implementation of Low power Successive Approximation ADC for MAV'S" IEEE International Conference on Signal Processing, Image Processing and Pattern Recognition 2013.
- [2] Md.Kareemoddin, A.Ashok Kumar, Dr. Syed Musthak Ahmed, "Design of low power SAR ADC in Biomedical Applications" International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 2, Issue 7, July 2013
- [3] Brian P. Ginsburg and Anantha P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp.739-747 ,Apr. 2007.
- [4] Siamak Morteza pour, Edward K. F. Lee "A 1V 8-Bit Successive Approximation Register in standard CMOS process." IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 4, APRIL 2009.
- [5] Young-Kyun Cho, Young-Deuk Jeon, Jae – won Nam, Jong-Kee Kwon "A 9-bit 80 MS/s Successive Approximation Register Analog to Digital converter with a capacitor reduction Technique" IEEE TRANSACTIONS ON CIRCUITS AND

- SYSTEMS—II: EXPRESS BRIEFS, VOL. 57, NO. 7, JULY 2010.
- [6] Pieter J. A. Harpe, Cui Zhou, Yu Bi, Nick P. van derMeijs, Xiaoyan Wang, Kathleen Philips, Guido Dolmans, and Harmke de Groot “A 26  $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 7, JULY 2011.
- [7] Guan-Ying Huang, Soon-Jyh Chang, Chun-Cheng Liu, Ying-Zu Lin “A 1- $\mu$ W 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 47, NO. 11, NOVEMBER 2012.
- [8] Weibo Hu, Yen-Ting Liu, Tam Nguyen, Donald Y. C. Lie, Brian P. Ginsburg “An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 60, NO. 7, JULY 2013.
- [9] Hur A. Hassan, Izhal Abdul Halin, Ishak Bin Aris, Mohd Khair Bin Hassan “Design of 8-bit SAR-ADC CMOS” IEEE 2009.
- [10] Xiong Zhou, Qiang Li “A 160mV 670nW 8-bit SAR ADC in 0.13 $\mu$ m CMOS” IEEE 2012.